Serial No.: 10/070,092 Filed: June 28, 2002

Page : 3 of 13

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. Currently Amended) A hardware-based multithreaded processor comprising: a plurality of microengines, each of the microengines comprising:

a control store;

controller logic;

context event switching logic; and

an execution box data path including an arithmetic logic unit (ALU) and a general purpose register set, the ALU performing functions in response to instructions, one of the instructions causing the ALU to selectively load one or more any specified combination of bytes of data within a transfer register associated with one of the plurality of microengines with a shifted value of an operand that preserves the bytes of data that are not loaded.

- 2. (Currently amended) The processor of claim 1 wherein the instruction further comprises a bit mask that specifies which of the one or more bytes of data are affected.
- 3. (Currently amended) The processor of claim 2 1 wherein the bit mask the instruction further comprises a field that indicates a left shift n bits, where n is a number from one to thirty-one.
- 4. (Currently amended) The processor of claim 2 1 wherein the bit mask the instruction further comprises a field that indicates a left shift by an amount specified in a lower five bits of the first operand of a previous instruction, where the lower five bits is a number from one to thirty-one.

Serial No.: 10/070,092 Filed: June 28, 2002

Page : 4 of 13

5. (Currently amended) The processor of claim 2 1 wherein the bit mask the instruction further comprises a field that indicates a right shift n bits, where n is a number from one to thirty-one.

- 6. (Currently amended) The processor of claim 2 1 wherein the bit mask the instruction further comprises a field that indicates a right shift by an amount specified in a lower five bits of the first operand of a previous instruction, where the lower five bits is a number from one to thirty-one.
- 7. (Currently amended) The processor of claim 2 1 wherein the bit mask the instruction further comprises a field that indicates a left rotate n bits, where n is a number from one to thirty-one.
- 8. (Currently amended) The processor of claim 2 1 wherein the bit mask the instruction further comprises a field that indicates a right rotate n bits, where n is a number from one to thirty-one.
- 9. (Currently amended) The processor of claim 1 wherein the instruction further comprises an optional token that is set by a programmer and specifies to set arithmetic logic unit (ALU) condition codes based on the a result formed in the ALU.
- 10. (Currently amended) A method of operating a processor comprising: loading selectively one or more any combination of bytes of data within a register associated with one of a plurality of microengines with a shifted value of an operand; and clearing the bytes of data that are not loaded.

Serial No.: 10/070,092 Filed: June 28, 2002

Page : 5 of 13

11. (Currently amended) The method of claim 10 further comprising: providing a bit mask that specifies which of the one or more bytes of data within the register are affected.

12. (Currently amended) The method of claim 11 wherein the bit mask 10 further comprising:

providing a field that indicates a left shift n bits, where n is a number from one to thirty-one.

13. (Currently amended) The method of claim 11 wherein the bit mask 10 further comprising:

providing a field that indicates a left shift by an amount specified in a lower five bits of the first operand of a previous instruction, where the lower five bits is a number from one to thirty-one.

14. (Currently amended) The method of claim 11 wherein the bit mask 10 further comprising:

providing a field that indicates a right shift n bits, where n is a number from one to thirty-one.

15. (Currently amended) The method of claim 11 wherein the bit mask 10 further comprising:

providing a field that indicates a right shift by an amount specified in a lower five bits of the first operand of a previous instruction, where the lower five bits is a number from one to thirty-one.

16. (Currently amended) The method of claim 11 wherein the bit mask 10 further comprising:

Serial No.: 10/070,092 Filed: June 28, 2002

Page : 6 of 13

providing a field that indicates a left rotate n bits, where n is a number from one to thirty-one.

17. (Currently amended) The method of claim 11 wherein the bit mask 10 further comprising:

providing a field that indicates a right shift rotate n bits, where n is a number from one to thirty-one.

- 18. (Currently amended) The method of claim 10 further comprising an optional token that is set by a programmer and specifies to load arithmetic logic unit (ALU) condition codes based on the <u>a</u> result formed <u>in the ALU</u>.
- 19. (Currently Amended) A method of operating a processor comprises: loading selectively one or more any combination of bytes of data within a register associated with one of a plurality of microengines with a shifted value of an operand; and preserving the bytes of data that are not loaded.
- 20. (Currently amended) The method of claim 19 further comprising: providing a bit mask that specifies which of the one or more bytes of data within the register are affected.
- 21. (Currently amended) The method of claim 20 wherein the bit mask 19 further comprising:

providing a field that indicates a left shift n bits, where n is a number from one to thirty-one.

22. (Currently amended) The method of claim 20 wherein the bit mask 19 further comprising:

Serial No.: 10/070,092 Filed: June 28, 2002

Page : 7 of 13

providing a field that indicates a left shift by an amount specified in a lower five bits of the first operand of a previous instruction, where the lower five bits is a number from one to thirty-one.

23. (Currently amended) The method of claim 20 wherein the bit mask 19 further comprising:

providing a field that indicates a right shift n bits, where n is a number from one to thirty-one.

24. (Currently amended) The method of claim 20 wherein the bit mask 19 further comprising:

providing a field that indicates a right shift by an amount specified in a lower five bits of the first operand of a previous instruction, where the lower five bits is a number from one to thirty-one.

25. (Currently amended) The method of claim 20 wherein the bit mask 19 further comprising:

providing a field that indicates a left rotate n bits, where n is a number from one to thirty-one.

26. (Currently amended) The method of claim 20 wherein the bit mask 19 further comprising:

<u>providing a field that</u> indicates a right shift rotate n bits, where n is a number from one to thirty-one.

27. (Currently amended) The method of claim 19 further comprising an optional token that is set by a programmer and specifies to load arithmetic logic unit (ALU) condition codes based on the <u>a</u> result formed in the <u>ALU</u>.